

Monday, Dec. 18	
8:30-9:00	Registration & Welcome Address
9:00-10:15	Keynote 1: Subhashish Mitra Chair: Ronald Tetzlaff
10:15-10:30	Coffee break
RS1: Advanced Computing Architectures and Systems Chair: Ioannis Mesaritis	
10:30-10:48	A Spatial-Designed Computing-In-Memory Architecture Based on Monolithic 3D Integration for High-Performance Systems <u>Shingui Li</u>
10:48-11:06	Minimal Design of 5G6B Gates: An Optimal Example of Circuits based on Silicon Dangling Bonds <u>Jan Denzelski</u>
11:06-11:24	Post-Layout Optimization for Field-Coupled Nanotechnologies <u>Simon Hellmann</u>
11:24-11:42	Memristor-based Network Switching Architecture for Energy Efficient Cognitive Computational Models <u>Saad Saleh</u>
11:42-12:00	LLF-based BRAM Model for Neural Accelerator Circuit Simulation <u>Max Urbaning</u>
12:00-12:18	Resilience and Precision Assessment of Natural Language Processing Algorithms in Analog-In-Memory Computing: A Hardware-Aware Study <u>AmalKishore Patraiah</u>
12:18-12:36	VLCP: A High-Performance FPGA-based CNN Accelerator with Vector-level Cluster Pruning <u>Shuo Fan</u>
12:36-13:30	Lunch (incl. Group picture)
13:30-14:15	Invited Talk: Hussam Amrouch Chair: Vasileios Ntinias
14:15-14:45	Coffee break
14:45-16:15	Industry Session Panelist Talks Chair: Ronald Tetzlaff
16:15-16:30	Coffee break
16:30-17:30	Industry Session Panel Discussion Chair: Ronald Tetzlaff
17:30-19:00	Welcome Reception
19:30-20:30	Guided City Tour with Stollen Baker Greete

Tuesday, Dec. 19	
8:30-9:00	Registration
9:00-10:15	Keynote 2: Tony Kenyon Chair: Neil Kemp
10:15-10:30	Coffee break
10:30-11:15	Invited Talk: Karl Leo Chair: Ronald Tetzlaff
RS2: Neuromorphic Computing and Neural Networks Chair: Farhad Merchant	
11:15-11:33	Towards Temporal Information Processing: Hybrid Neuromorphic Circuits with Learnable Filters <u>Habin Zhang</u>
11:33-11:51	Material and Physical Reservoir Computing for Beyond CMOS Electronics: Quo Vadis? <u>Christof Teuscher</u>
11:51-12:09	Non-Volatile Operators Emulation Platform <u>Abbas Nicolas</u>
12:09-12:27	Neural Network Modelling Bias for Intrinsic-based FETs <u>Gün-Edith</u>
12:27-12:45	Multiplexer Optimization for Adders in Stochastic Computing <u>Serkan Aygün</u>
12:45-13:45	Lunch
RS3: Hardware and System Optimizations Chair: Asaf Kizadach	
13:45-14:03	Reducing the Complexity of Operational Domain Computation in Silicon Dangling Bond Logic <u>Manel Walker</u>
14:03-14:21	Accurate and Energy-Efficient Stochastic Computing with Van Der Corput Sequences <u>Anna Schmitt</u>
14:21-14:39	Heterogeneous Instruction Set Architecture for BRAM-enabled In-Memory Computing <u>Bohai Zhou</u>
14:39-14:57	A Robust Time-based Error-Proofing Readout Scheme for MRAM <u>Shanika</u>
15:00-15:15	Coffee break
RS4: Novel Technologies and Future Networks Chair: Gina Adam	
15:15-15:33	Hyper Dimensional Computing with Ferroelectric Tunneling Junctions <u>Stefan Slesacek</u>
15:33-15:51	Spin Wave Threshold Logic Gates <u>Annika Neubrock</u>
15:51-16:09	Exploring Multi-Valued Logic and its Application in Emerging Post-CMOS Technologies <u>Barthel Meinhart</u>
16:09-16:27	Concept paper on novel radio frequency resistive switches <u>Asaf Kizadach</u>
16:30-16:45	Coffee break
16:45-17:30	Invited Talk: Gianpaolo Ciliberti Chair: Neil Kemp
17:30-19:00	Gala Dinner

Wednesday, Dec. 20	
8:30-9:00	Registration
9:00-10:15	Tutorial Session: Fernando Corinto Georgios Ch. Sirakoulis Chair: Alon Ascoli
10:15-10:30	Coffee break
RS5: Memristor and BRAM Technologies Chair: Christof Teuscher	
10:30-10:48	A Behavioural Compact Model for Programmable Neuromorphic ReRAM <u>Ma Sheng, Ai Chang</u>
10:48-11:06	On-Chip Optimization and Deep Reinforcement Learning in Memristor-Based Computing <u>Talal Taha</u>
11:06-11:24	Robust Ex-situ Training of Memristor Crossbar-based Neural Network with Limited Precision Weights <u>Bashful Hasan</u>
11:24-11:42	Impact of the switching mode on the read noise of ReRAM devices <u>Kristoffer Schjoder</u>
11:42-12:00	Non-Ideality and Design Solutions for Single-Memristor-Based Content-Addressable Memories <u>Pavel-Philipp Manca</u>
12:00-12:18	An ReRAM-based PLUF with Adjustable Programmable Voltage and Multi-Mode Operation <u>Yun-Gu</u>
12:18-12:36	Experimental Verification of Uncoupled Memristive Cellular Nonlinear Network by Processing the EDGE Detection Task <u>Keungho Wang</u>
12:36-13:30	Lunch
13:30-14:15	Invited Talk: Erika Covi Chair: Fernando Corinto
14:15-14:45	Coffee break
RS6: Emerging Technologies and Novel Materials Chair: Stefan Slesacek	
14:45-15:03	Low power Circuit Design Using Dynamic CD Top-Inverse in CNTET Technology <u>Amandeep Singh Behal</u>
15:03-15:21	Optically Controlled Memristor Using Hybrid ZnO Nanorod/Polymer Material <u>Enoch Jafari</u>
15:21-15:39	Single Electron Shuttling between Ni/NiOx and Si/SiO2 Interface at Room Temperature <u>Stefania Chialabery</u>
15:39-15:57	Electrical Properties of Prototypes for Unconventional Computing Architectures <u>Prasanna Manoharadas</u>
15:57-16:15	Enhanced Switching in Solid Polymer Electrolyte Memristor Devices via the Addition of Interfacial Barriers and Quantum Dots <u>Michael Guter</u>
16:15-16:30	Coffee break
RS7: Quantum Computing and Advanced Logic Chair: Vasileios Ntinias	
16:30-16:48	Towards Faster Reinforcement Learning of Quantum Circuit Optimization: Exponential Reward Functions <u>Saba Mofid</u>
16:48-17:06	A Reconfigurable and Machine Learning attack resistant strong PUF based on ArBiter Mechanism and SOT-MRAM <u>Chengbin Liu</u>
17:06-17:24	Stochastic template in cellular nonlinear networks modeling memristor induced synaptic noise <u>Kristoffer Schjoder</u>
17:24-17:42	PolyMR: Polynomial Formal Verification of the MicroKV2 Processor <u>Levent Wismarino</u>
17:42-18:00	A T-shaped two ToFoli gate for 2D square lattice architectures <u>Alexandru Pale</u>
18:00-18:15	Farewell & Best Paper Award Ceremony